( en | de | ru )

 

Disambiguation of "Yoshimura, Takeshi"

Author of the publication

copydeleteadd this publication to your clipboard
Towards Selecting Best Combination of SQL-on-Hadoop Systems and JVMs.

, , , and . IEEE CLOUD, page 245-252. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tateo Yoshimura

Takeshi Morita

Tadasuke Yoshimura

Takeshi Morita

Takeshi Imamura

 

Other publications of authors with the same name

Power and resource aware scheduling with multiple voltages., , , , and . ASICON, page 1-4. IEEE, (2013)Floorplanning driven Network-on-Chip synthesis for 3-D SoCs., , , , and . ISCAS, page 1203-1206. IEEE, (2011)Mobility overlap-removal based leakage power aware scheduling in high-level synthesis., , , and . ISCAS, page 1745-1748. IEEE, (2013)Simultaneous scheduling and binding for resource usage and interconnect complexity reduction in high-level synthesis., , , and . ASICON, page 1-4. IEEE, (2015)Real-time video transport optimization using streaming agent over 3G wireless networks., , and . IEEE Trans. Multim., 7 (4): 777-785 (2005)Multiple-Reference Compression of RTP/UDP/IP Headers for Mobile Multimedia Communications., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (7): 1491-1500 (2002)Construction of an (r11, r12, r22)-Tournament from a Score Sequence Pair., , and . ISCAS, page 3403-3406. IEEE, (2007)Genetic Algorithm based pipeline scheduling in high-level synthesis., and . ASICON, page 1-4. IEEE, (2013)A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication., , , , and . DAC, page 299-304. ACM, (2004)Who Writes What Checkers? - Learning from Bug Repositories., and . HotDep, USENIX Association, (2014)