Author of the publication

A Low-Noise Design Technique for High-Speed CMOS Optical Receivers.

, , , , , , and . IEEE J. Solid State Circuits, 49 (6): 1437-1447 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1.4mW 4.90-to-5.65GHz Class-C CMOS VCO with an Average FoM of 194.5dBc/Hz., and . ISSCC, page 474-475. IEEE, (2008)A mm-Wave quadrature VCO based on magnetically coupled resonators., , , , and . ISSCC, page 280-282. IEEE, (2011)A 90Vpp 720MHz GBW linear power amplifier for ultrasound imaging transmitters in BCD6-SOI., , , and . ISSCC, page 370-372. IEEE, (2012)RF building blocks., and . CICC, page 1. IEEE, (2013)40GHz Frequency Tripler with High Fundamental and Harmonics Rejection in 55nm SiGe-BiCMOS., , and . ESSCIRC, page 229-232. IEEE, (2019)CMOS balanced regenerative frequency dividers for wide-band quadrature LO generation., , and . Microelectron. J., 38 (10-11): 1057-1063 (2007)Gquest: Modeling patient questionnaires and administering them through a mobile platform application., , , and . Comput. Methods Programs Biomed., 117 (2): 277-291 (2014)A 25mW Highly Linear Continuous-Time FIR Equalizer for 25Gb/s Serial Links in 28-nm CMOS., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (7): 1903-1913 (2017)A 24 GHz Subharmonic Direct Conversion Receiver in 65 nm CMOS., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (1): 88-97 (2011)A 64 Gb/s Low-Power Transceiver for Short-Reach PAM-4 Electrical Links in 28-nm FDSOI CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 54 (1): 6-17 (2019)