( en | de | ru )

 

Disambiguation of "Roy, Abinash"

Author of the publication

copydeleteadd this publication to your clipboard
Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 338-342 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abinash Banerji

Abinash Chandra Chatterji

Roy Hornig

Beschreibung mikro-rheologischer Vorgänge und resultierender Verbundstrukturen beim Elastomermischprozeß im Innenmischer durch rheologische Untersuchungen. NA Halle-Wittenberg, (2009)

Smritindu Roy

David Roy

 

Other publications of authors with the same name

SPROUT - Smart Power Routing Tool for Board-Level Exploration and Prototyping., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (7): 2263-2275 (2022)Learning-based prediction of package power delivery network quality., , , , , and . ASP-DAC, page 160-166. ACM, (2019)Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew., , and . DAC, page 184-187. IEEE, (2007)Optimization technique for flip-flop inserted global interconnect., , and . ISCAS, page 3386-3389. IEEE, (2008)Impacts of Inductance on the Figures of Merit to Optimize Global Interconnect., and . APCCAS, page 1422-1425. IEEE, (2006)Delay and Clock Skew Variation due to Coupling Capacitance and Inductance., , and . ISCAS, page 621-624. IEEE, (2007)Power Consumption and BER of Flip-Flop Inserted Global Interconnect., , and . VLSI Design, (2007)Impacts of signal slew and skew variations on delay uncertainty and crosstalk noise in coupled RLC global interconnects., , and . ICECS, page 1055-1058. IEEE, (2008)Analysis of the impacts of signal rise/fall time and skew variations in coupled-RLC interconnects., and . ISCAS, page 2426-2429. IEEE, (2008)Noise separation in analog integrated circuits using independent component analysis technique., , and . Integr. Comput. Aided Eng., 15 (2): 163-180 (2008)