Author of the publication

Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 338-342 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (8): 1518-1528 (2021)Design of Novel 3T Ternary DRAM with Single Word-Line using CNTFET., , and . CoRR, (2021)Realizable reduction of interconnect circuits including self and mutual inductances., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (2): 271-277 (2005)Partially Depleted Silicon-on-Ferroelectric Insulator Field Effect Transistor- Parametrization & Design Optimization for Minimum Subthreshold Swing., and . Microelectron. J., 46 (10): 981-987 (2015)Analysis of device capacitance and subthreshold behavior of Tri-gate SOI FinFET., and . Microelectron. J., (2017)Reliability and Energy Efficiency of the Tunneling Transistor-Based 6T SRAM Cell in Sub-10 nm Domain., and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (12): 1829-1833 (2018)On-chip voltage regulator without physical inductor., , and . NEWCAS, page 105-108. IEEE, (2012)Analysis of the current-voltage characteristics of Silicon on Ferroelectric Insulator Field Effect Transistor (SOF-FET)., and . SoCC, page 152-155. IEEE, (2014)Delay and Clock Skew Variation due to Coupling Capacitance and Inductance., , and . ISCAS, page 621-624. IEEE, (2007)Full waveform accuracy to estimate delay in coupled digital circuits., , and . ISCAS, page 3414-3417. IEEE, (2008)