( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage.

, , и . ASP-DAC, стр. 953-958. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sarma Siahaan

Hassan Rahim B K

Gerhard K B Alberti

Nima Sarmadi

Srikrishna Sarma

 

Другие публикации лиц с тем же именем

Fast and robust differential flipflops and their extension to multi-input threshold gates., , , и . ISCAS, стр. 822-825. IEEE, (2015)Statistical waveform and current source based standard cell models for accurate timing analysis., и . DAC, стр. 227-230. ACM, (2008)Throughput optimal task allocation under thermal constraints for multi-core processors., , , и . DAC, стр. 776-781. ACM, (2009)Statistical library characterization using arbitrary polynomial chaos., , и . LASCAS, стр. 1-4. IEEE, (2017)A fast, energy efficient, field programmable threshold-logic array., , и . FPT, стр. 300-305. IEEE, (2014)Combinational equivalence checking for threshold logic circuits., , и . ACM Great Lakes Symposium on VLSI, стр. 102-107. ACM, (2007)Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA., , , , и . FPL, стр. 1-8. IEEE, (2016)Automatic Design of Binary and Multiple-Valued Logic Gates on RTD Series., и . DSD, стр. 139-143. IEEE Computer Society, (2005)Power Reduction of Functional Units Considering Temperature and Process Variations., , , и . VLSI Design, стр. 533-539. IEEE Computer Society, (2008)Temperature and Process Variations Aware Power Gating of Functional Units., , , , и . VLSI Design, стр. 515-520. IEEE Computer Society, (2008)