( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Subgraph Decoupling and Rescheduling for Increased Utilization in CGRA Architecture.

, , , , , , и . DATE, стр. 1394-1399. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Naifeng Liu

Yuanyuan Jing

Guangmei Jing

Hao Jing

Duohui Jing

 

Другие публикации лиц с тем же именем

Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (2): 520-533 (2017)VR-DANN: Real-Time Video Recognition via Decoder-Assisted Neural Network Acceleration., , , , , и . MICRO, стр. 698-710. IEEE, (2020)SME: ReRAM-based Sparse-Multiplication-Engine to Squeeze-Out Bit Sparsity of Neural Network., , , , , , , , и . CoRR, (2021)A 0.33 V 2.5 μW cross-point data-aware write structure, read-half-select disturb-free sub-threshold SRAM in 130 nm CMOS., , , , , , , и . Integr., (2017)A general statistical estimation for application mapping in Network-on-Chip., , и . VLSI-SoC, стр. 172-175. IEEE, (2011)Scale Adaptive Proposal Network for Object Detection in Remote Sensing Images., , , , и . IEEE Geosci. Remote. Sens. Lett., 16 (6): 864-868 (2019)Resource constrained mapping of data flow graphs onto coarse-grained reconfigurable array., , и . SoCC, стр. 260-265. IEEE, (2010)Contention and energy aware mapping for real-time applications on Network-on-Chip., , , и . ISOCC, стр. 72-76. IEEE, (2012)Redundancy based Interconnect Duplication to Mitigate Soft Errors in SRAM-based FPGAs., , , , , и . ICCAD, стр. 764-769. IEEE, (2015)On Quality Trade-off Control for Approximate Computing Using Iterative Training., , , , , , и . DAC, стр. 52:1-52:6. ACM, (2017)