Author of the publication

ASIC Design Exploration for DSP and FEC of 400-Gbit/s Coherent Data-Center Interconnect Receivers.

, , , , and . OFC, page 1-3. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Finite wordlength properties of matrix inversion algorithms in fixed-point and logarithmic number systems., and . ECCTD, page 673-676. IEEE, (2011)A Difference Based Adder Graph Heuristic for Multiple Constant Multiplication Problems.. ISCAS, page 1097-1100. IEEE, (2007)Switching activity in bit-serial constant-coefficient multipliers., , and . ISCAS (2), page 469-472. IEEE, (2004)Mth-band linear-phase FIR filter interpolators and decimators utilizing the Farrow structure., and . ISCAS (3), page 129-132. IEEE, (2004)Low-complexity bit-serial constant-coefficient multipliers., , and . ISCAS (3), page 649-652. IEEE, (2004)High-Speed Chromatic Dispersion Compensation Filtering in FPGAs for Coherent Optical Communication., and . FPL, page 357-358. IEEE, (2020)On the Implementation of Time-Multiplexed Frequency-Response Masking Filters., and . IEEE Trans. Signal Process., 64 (15): 3933-3944 (2016)Decimation filters for high-speed delta-sigma modulators with passband constraints: General versus CIC-based FIR filters., and . ISCAS, page 2205-2208. IEEE, (2015)Lower Bounds for Constant Multiplication Problems.. IEEE Trans. Circuits Syst. II Express Briefs, 54-II (11): 974-978 (2007)Improved Particle Filter Resampling Architectures., and . J. Signal Process. Syst., 92 (6): 555-568 (2020)