( en | de | ru )

 

Disambiguation of "Bui, Duy-Hieu"

Author of the publication

copydeleteadd this publication to your clipboard
Ultra low-power and low-energy 32-bit datapath AES architecture for IoT applications.

, , , , and . ICICDT, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tran-Van Hieu

Mai The Duy

Dang Hieu

Justus Duyster

Justus Georg Duyster

 

Other publications of authors with the same name

Low-cost Low-Power Implementation of Binary Edwards Curve for Secure Passive RFID Tags., , , , and . MCSoC, page 494-500. IEEE, (2023)A Novel Hardware Architecture for Human Detection using HOG-SVM Co-Optimization., , and . APCCAS, page 33-36. IEEE, (2019)An Efficient Event-driven Neuromorphic Architecture for Deep Spiking Neural Networks., , , and . SoCC, page 144-149. IEEE, (2019)A Lightweight AEAD encryption core to secure IoT applications., , and . APCCAS, page 35-38. IEEE, (2020)An Adaptive Hardware Architecture using Quantized HOG Features for Object Detection., , , and . ICICDT, page 113-116. IEEE, (2022)H.264/AVC hardware encoders and low-power features., , , , , and . APCCAS, page 77-80. IEEE, (2014)Reducing temporal redundancy in MJPEG using Zipfian estimation techniques., , and . APCCAS, page 65-68. IEEE, (2014)Reducing Bitrate and Increasing the Quality of Inter Frame by Avoiding Quantization Errors in Stationary Blocks., , , , , and . EAI Endorsed Trans. Ind. Networks Intell. Syst., 7 (22): e2 (2020)Fully Synthesizable Dynamic Voltage Comparator across technology nodes and scaled supply voltages., , , and . ISCAS, page 1-5. IEEE, (2024)High-performance adaption of ARM processors into Network-on-Chip architectures., , , , and . SoCC, page 222-227. IEEE, (2013)