Author of the publication

Multi-Target Electrolyte Sensing Front-End for Wearable Physical Monitoring.

, , , and . PRIME, page 249-252. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Evaluating ESOP Optimization Methods in Quantum Compilation Flows., , , , and . RC, volume 11497 of Lecture Notes in Computer Science, page 191-206. Springer, (2019)A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control., , , , and . CODES+ISSS, page 130-135. ACM, (2006)Full system for translational studies of personalized medicine with free-moving mice., , , , , , , , , and . ISCAS, page 1774-1777. IEEE, (2015)BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition., , and . DAC, page 47:1-47:6. ACM, (2013)Scalable Boolean Methods in a Modern Synthesis Flow., , , , , , , , and . DATE, page 1643-1648. IEEE, (2019)Performance analysis of 3-D monolithic integrated circuits., , , , , and . 3DIC, page 1-4. IEEE, (2010)Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs., , , , , , and . DATE, page 625-630. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Towards high-performance polarity-controllable FETs with 2D materials., , , , , , , , and . DATE, page 637-641. IEEE, (2018)Performance driven reliable link design for networks on chips., , and . ASP-DAC, page 749-754. ACM Press, (2005)Pattern-based FPGA logic block and clustering algorithm., , and . FPL, page 1-4. IEEE, (2014)