( en | de | ru )

 

Disambiguation of "Gao, Shuli"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs.

, , and . Int. J. Reconfigurable Comput., (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shuli Xia

Natalia Shulik

Zhigang Gao

Gao Guo

Ming Gao

 

Other publications of authors with the same name

An improved BCD adder using 6-LUT FPGAs., , and . NEWCAS, page 13-16. IEEE, (2012)Asymmetric large size multiplication using embedded blocks with efficient compression technique in FPGAs., , and . ICECS, page 137-140. IEEE, (2011)Two level decomposition based matrix multiplication for FPGAs., , and . ICECS, page 427-430. IEEE, (2009)Efficient FPGA-Based Realization of Complex Squarer and Complex Conjugate using Embedded Multipliers., , , and . SoCC, page 21-24. IEEE, (2006)Asymmetric Large Size Signed Multipliers Using Embedded Blocks in FPGAs., , and . IPDPS Workshops, page 271-277. IEEE, (2011)Random channel generator of the integrated power line communication and visible light communication., , , , and . ISPLC, page 1-7. IEEE, (2017)Asymmetric large size multipliers with optimised FPGA resource utilisation., , , and . IET Comput. Digit. Tech., 6 (6): 372-383 (2012)An Optimized Design Approach for Squaring Large Integers Using Embedded Hardwired Multipliers., , , and . AICCSA, page 248-254. IEEE Computer Society, (2006)FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers., , , and . ASAP, page 18-23. IEEE Computer Society, (2007)Efficient Realization of BCD Multipliers Using FPGAs., , , and . Int. J. Reconfigurable Comput., (2017)