Author of the publication

High-speed Polynomial Multiplication Architecture for Ring-LWE and SHE Cryptosystems.

, , , , , , and . IACR Cryptology ePrint Archive, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Efficient Application Specific Instruction Set Processor (ASIP) for Tensor Computation., , and . ASAP, page 37. IEEE, (2019)Customising Hardware Designs for Elliptic Curve Cryptography., , and . SAMOS, volume 3133 of Lecture Notes in Computer Science, page 274-283. Springer, (2004)A hardware-based computational platform for Generalized Laguerre-Volterra MIMO model for neural activities., , , , , and . EMBC, page 7282-7285. IEEE, (2011)Hydrate: Hybrid Reconfigurable Architecture Expressions., , , and . FPT, page 1-4. IEEE, (2011)Automating custom-precision function evaluation for embedded processors., , , , and . CASES, page 22-31. ACM, (2005)Reconfigurable Number Theoretic Transform architectures for cryptographic applications., , , and . FPT, page 308-311. IEEE, (2010)A reconfigurable architecture for real-time prediction of neural activity., , , , and . ISCAS, page 1869-1872. IEEE, (2013)A σδ modulator using gain-Boost Class-C Inverter for Audio Applications., , , , , and . Journal of Circuits, Systems, and Computers, (2013)Parallel architecture for DNA sequence inexact matching with Burrows-Wheeler Transform., , , , , , and . Microelectron. J., 44 (8): 670-682 (2013)Customizable elliptic curve cryptosystems., , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (9): 1048-1059 (2005)