( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hybrid loopfilter sigma-delta modulator with NTF zero compensation.

, , , и . ISOCC, стр. 76-79. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Peter Seng

Stefan Seng

Katja Seng

Helmut Seng

Gerhard Seng

 

Другие публикации лиц с тем же именем

A novel low-voltage finite-gain compensation technique for high-speed reset- and switched-opamp circuits., , и . ISCAS, IEEE, (2006)A frequency up-conversion and two-step channel selection embedded CMOS D/A interface., , , , и . ISCAS (1), стр. 392-395. IEEE, (2005)A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH Δ Σ Modulator With Multirate Opamp Sharing., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (10): 2641-2654 (2017)New impulse sampled IIR switched-capacitor interpolators., , и . ICECS, стр. 203-206. IEEE, (1996)An 11b 60MS/s 2.1mW two-step time-interleaved SAR-ADC with reused S&H., , , , , , , , и . ESSCIRC, стр. 218-221. IEEE, (2010)A robust NTF zero optimization technique for both low and high OSRs sigma-delta modulators., , , , , и . APCCAS, стр. 29-32. IEEE, (2012)An efficient DAC and interstage gain error calibration technique for multi-bit pipelined ADCs., , , и . APCCAS, стр. 208-211. IEEE, (2010)A pseudo-differential comparator-based pipelined ADC with common mode feedforward technique., , , , , и . APCCAS, стр. 276-279. IEEE, (2008)A 7-bit 300-MS/s subranging ADC with embedded threshold & gain-loss calibration., , , , , и . ESSCIRC, стр. 363-366. IEEE, (2011)A 34fJ 10b 500 MS/s partial-interleaving pipelined SAR ADC., , , , и . VLSIC, стр. 90-91. IEEE, (2012)