Author of the publication

Memory-Centric Hardware Synthesis from Dataflow Models.

, , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 197-206. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Rapid implementation and optimisation of DSP systems on FPGA-centric heterogeneous platforms., , , and . J. Syst. Archit., 53 (8): 511-523 (2007)EMG Wrist-hand Motion Recognition System for Real-time Embedded Platform., , and . ICASSP, page 1523-1527. IEEE, (2019)High performance real-time Pre-Processing for Fixed-Complexity Sphere Decoder., , and . GlobalSIP, page 1250-1253. IEEE, (2013)Constructive Synthesis of Memory-Intensive Accelerators for FPGA From Nested Loop Kernels., and . IEEE Trans. Signal Process., 64 (16): 4152-4165 (2016)Real-Valued Fixed-Complexity Sphere Decoder for High Dimensional QAM-MIMO Systems., , , and . IEEE Trans. Signal Process., 59 (9): 4493-4499 (2011)Correction to: Guest Editorial: JSPS Special Issue on 2018 IEEE Signal Processing Systems (SiPS) Workshop., , , and . J. Signal Process. Syst., 92 (10): 1043 (2020)Energy-Efficient Adaptive Modulated Fixed-Complexity Sphere Decoder., and . SiPS, page 82-87. IEEE, (2021)Evolutionary requirements for next-generation dataflow-based FPGA system design.. EUSIPCO, page 2688-2692. IEEE, (2009)A kernel interleaved scheduling method for streaming applications on soft-core vector processors., , and . ICSAMOS, page 278-285. IEEE, (2011)Comparison of Exponentially Decreasing Vs. Polynomially Decreasing Objective Functions for Making Quantum Circuits Nearest Neighbour Compliant., and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 348-357. Springer, (2019)