( en | de | ru )

 

Disambiguation of "Woods, Roger F."

Author of the publication

copydeleteadd this publication to your clipboard
Memory-Centric Hardware Synthesis from Dataflow Models.

, , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 197-206. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Roger Woods

Roger F Dangel

Sonja Ann Woods

Dorian Woods

Sophia Catherine Woods

 

Other publications of authors with the same name

High Speed FPGA-Based Implementations of Delayed-LMS Filters., , , and . VLSI Signal Processing, 39 (1-2): 113-131 (2005)Multidimensional DSP Core Synthesis for FPGA., , , and . VLSI Signal Processing, 43 (2-3): 207-221 (2006)NanoStreams: A Microserver Architecture for Real-Time Analytics on Fast Data Streams., , , , , , , , and . IEEE Trans. Multi Scale Comput. Syst., 4 (3): 396-409 (2018)Efficient, Dynamic Multi-Task Execution on FPGA-Based Computing Systems., , , and . IEEE Trans. Parallel Distributed Syst., 33 (3): 710-722 (2022)Pipelined two-port adaptor for wave digital filtering., , and . ICASSP, page 1033-1036. IEEE, (1990)The systematic design of high performance digital filters., , and . ICASSP, page 609-612. IEEE Computer Society, (1992)On the Key Generation From Correlated Wireless Channels., , , and . IEEE Commun. Lett., 21 (4): 961-964 (2017)Memory-Centric Hardware Synthesis from Dataflow Models., , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 197-206. Springer, (2008)FPGA Soft-Core Processors, Compiler and Hardware Optimizations Validated Using HOG., , , , , and . ARC, volume 9625 of Lecture Notes in Computer Science, page 78-90. Springer, (2016)Secure key generation from OFDM subcarriers' channel responses., , , and . GLOBECOM Workshops, page 1302-1307. IEEE, (2014)