Author of the publication

Worn-out oxide MOSFET characteristics: Role of gate current and device parameters on a current mirror.

, , , , and . Microelectron. Reliab., 47 (4-5): 665-668 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The resilience wall: Cross-layer solution strategies., , , , , , , , , and 3 other author(s). VLSI-DAT, page 1-11. IEEE, (2014)The negative bias temperature instability in MOS devices: A review., and . Microelectron. Reliab., 46 (2-4): 270-286 (2006)Influence and model of gate oxide breakdown on CMOS inverters., , , , and . Microelectron. Reliab., 43 (9-11): 1439-1444 (2003)Dependence of Post-Breakdown Conduction on Gate Oxide Thickness., , and . Microelectron. Reliab., 42 (9-11): 1481-1484 (2002)Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability., , , , , and . Microelectron. Reliab., 49 (6): 642-649 (2009)Analyzing path delays for accelerated testing of logic chips., , , , , , , and . IRPS, page 6. IEEE, (2015)A critical analysis of sampling-based reconstruction methodology for dielectric breakdown systems (BEOL/MOL/FEOL)., , , , , and . IRPS, page 2. IEEE, (2015)Circuit implications of gate oxide breakdown., , and . Microelectron. Reliab., 43 (8): 1193-1197 (2003)Comprehensive Methodology for Multiple Spots Competing Progressive Breakdown for BEOL/FEOL Applications., , , and . IRPS, page 1-8. IEEE, (2019)Long Term NBTI Relaxation Under AC and DC Biased Stress and Recovery., , , and . IRPS, page 1-5. IEEE, (2019)