Author of the publication

Self-Assembly of Chip-Size Components with Cavity Structures: High-Precision Alignment and Direct Bonding without Thermal Compression for Hetero Integration.

, , , , , , , , , and . Micromachines, 2 (1): 49-68 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Tiny VCSEL chip self-assembly for advanced chip-to-wafer 3D and hetero integration., , , , , , , and . 3DIC, page 1-4. IEEE, (2014)Vacuum-assisted-spin-coating of polyimide liner for high-aspect-ratio TSVs applications., , , , , and . 3DIC, page TS5.2.1-TS5.2.5. IEEE, (2015)Development of via-last 3D integration technologies using a new temporary adhesive system., , , , and . 3DIC, page 1-4. IEEE, (2013)Impact of microbump induced stress in thinned 3D-LSIs after wafer bonding., , , , , , and . 3DIC, page 1-5. IEEE, (2010)Fabrication tolerance evaluation of high efficient unidirectional optical coupler for though silicon photonic via in optoelectronic 3D-LSI., , , , , and . 3DIC, page 1-4. IEEE, (2011)Chip-level TSV integration for rapid prototyping of 3D system LSIs., , , , , , , , and . 3DIC, page 1-4. IEEE, (2011)10 µm fine pitch Cu/Sn micro-bumps for 3-D super-chip stack., , , , , , , , , and . 3DIC, page 1-6. IEEE, (2009)3D integration technology for 3D stacked retinal chip., , , , , , and . 3DIC, page 1-4. IEEE, (2009)Impacts of 3-D integration processes on device reliabilities in thinned DRAM chip for 3-D DRAM., , , , , and . IRPS, page 4. IEEE, (2015)Oxide-Oxide Thermocompression Direct Bonding Technologies with Capillary Self-Assembly for Multichip-to-Wafer Heterogeneous 3D System Integration., , , , , , , , and . Micromachines, 7 (10): 184 (2016)