Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Conquering Noise in Deep-Submicron Digital ICs., and . IEEE Des. Test Comput., 15 (1): 51-62 (1998)A 27-Mbps, 0.08-mm3 CMOS Transceiver with Simultaneous Near-field Power Transmission and Data Telemetry for Implantable Systems., , , and . CICC, page 1-4. IEEE, (2020)Active CMOS Array Sensor for Time-Resolved Fluorescence Detection., , and . IEEE J. Solid State Circuits, 41 (11): 2521-2530 (2006)Low-Jitter Active Deskewing Through Injection-Locked Resonant Clocking., and . CICC, page 9-12. IEEE, (2007)A continuous-time programmable digital FIR filter., , and . CICC, page 695-698. IEEE, (2005)A 0.18-µm CMOS Array Sensor for Integrated Time-Resolved Fluorescence Detection., , , , and . IEEE J. Solid State Circuits, 44 (5): 1644-1654 (2009)A Switched-Inductor Integrated Voltage Regulator With Nonlinear Feedback and Network-on-Chip Load in 45 nm SOI., , , , , , and . IEEE J. Solid State Circuits, 47 (8): 1935-1945 (2012)Single-wire DAC/ADC Control and Feedback of Silicon Photonic Ring Resonator Circuits for Wavelength Switching., , , , , and . OFC, page 1-3. IEEE, (2018)An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems., , , , , , and . DAC, page 157:1-157:6. ACM, (2016)A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC., , , , , , , , , and 8 other author(s). ESSCIRC, page 269-272. IEEE, (2022)