( en | de | ru )

 

Disambiguation of "Jacob, James"

Author of the publication

copydeleteadd this publication to your clipboard
Functional test generation for synchronous sequential circuits.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (7): 831-843 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jacob James Michaelson

James Grant-Jacob

Michael James

Audrein James

Katherine James

 

Other publications of authors with the same name

Improving spatial transferability of ecological niche model of Hevea brasiliensis using pooled occurrences of introduced ranges in two biogeographic regions of India., , and . Ecol. Informatics, (2016)Functional test generation for synchronous sequential circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (7): 831-843 (1996)A Novel Path Delay Fault Simulator Using Binary Logic., , and . VLSI Design, 4 (3): 167-179 (1996)Optimizing Logic Design Using Boolean Transforms., , and . VLSI Design, page 218-221. IEEE Computer Society, (1998)Logic minimization based approach for compressing image data., , and . VLSI Design, page 225-228. IEEE Computer Society, (1995)An efficient automatic test generation system for path delay faults in combinational circuits., , , and . VLSI Design, page 161-165. IEEE Computer Society, (1995): A Testable PLA Design with Minimal Hardware and Test Set., and . ITC, page 583-588. IEEE Computer Society, (1985)An Improved Deductive Fault Simulator., , , and . VLSI Design, page 307-310. IEEE Computer Society, (1994)An Efficient Rule Based Fault Simulator., , and . VLSI Design, page 154-156. IEEE Computer Society, (1992)Lossless Compression Of Images Using Logic Minimization., , and . ICIP (1), page 77-80. IEEE Computer Society, (1996)