( en | de | ru )

 

Disambiguation of "Tomás, Pedro"

Author of the publication

copydeleteadd this publication to your clipboard
Monitoring Performance and Power for Application Characterization with the Cache-Aware Roofline Model.

, , , , , and . PPAM (1), volume 8384 of Lecture Notes in Computer Science, page 747-760. Springer, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tomás Núñez

Tomás Vinar

Ana Teresa Monteiro Tomás

Tomás Barros

Tomás Mácha

 

Other publications of authors with the same name

DVFS-aware application classification to improve GPGPUs energy efficiency., , , and . Parallel Comput., (2019)Acceleration of stochastic seismic inversion in OpenCL-based heterogeneous platforms., , , , , , and . Comput. Geosci., (2015)Modeling and Decoupling the GPU Power Consumption for Cross-Domain DVFS., , , and . IEEE Trans. Parallel Distributed Syst., 30 (11): 2494-2506 (2019)Low-power vectorial VLIW architecture for maximum parallelism exploitation of dynamic programming algorithms., , and . HPCS, page 88-95. IEEE, (2014)Compiler-Assisted Data Streaming for Regular Code Structures., , and . IEEE Trans. Computers, 70 (3): 483-494 (2021)Morphable hundred-core heterogeneous architecture for energy-aware computation., , , , and . IET Comput. Digit. Tech., 9 (1): 49-62 (2015)BowMapCL: Burrows-Wheeler Mapping on Multiple Heterogeneous Accelerators., , and . IEEE ACM Trans. Comput. Biol. Bioinform., 13 (5): 926-938 (2016)A comparison of computing architectures and parallelization frameworks based on a two-dimensional FDTD., , and . HPCS, page 339-346. IEEE, (2013)In-Cache Streaming: Morphable Infrastructure for Many-Core Processing Systems., , , , and . Euro-Par Workshops, volume 10104 of Lecture Notes in Computer Science, page 775-787. Springer, (2016)Fast and Scalable Thread Migration for Multi-core Architectures., , and . EUC, page 9-16. IEEE Computer Society, (2015)