Author of the publication

Probability-Based Optimal Sizing of Power-Gating Transistors in Full Adders for Reduced Leakage and High Performance.

, , and . J. Low Power Electron., 8 (4): 464-471 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and VLSI implementation of an access processor for a decoupled architecture., , , and . Microprocess. Microsystems, 16 (5): 237-247 (1992)Execution characteristics of embedded applications on a Pentium 4-based personal computer., , , and . J. Embed. Comput., 4 (3-4): 107-116 (2011)Resource Shared Galois Field Computation for Energy Efficient AES/CRC in IoT Applications., and . IEEE Trans. Sustain. Comput., 4 (4): 340-348 (2019)Demystifying the MLPerf Benchmark Suite., , , , , , and . CoRR, (2019)Wasted dynamic power and correlation to instruction set architecture for CPU throttling., and . J. Supercomput., 75 (5): 2436-2454 (2019)A flexible design for timing signals generation for the conversion of computer video formats to SDTV 480P., and . IEEE Trans. Consumer Electron., 45 (4): 1081-1086 (1999)Instruction Profiling Based Fetch Throttling for Wasted Dynamic Power Reduction., and . SBAC-PAD, page 29-32. IEEE, (2019)Instruction Profiling Based Predictive Throttling for Power and Performance., and . IEEE Trans. Computers, 72 (12): 3532-3545 (December 2023)Caches for Multimedia Workloads: Power and Energy Tradeoffs., , and . IEEE Trans. Multim., 10 (6): 1013-1021 (2008)Probability-Based Optimal Sizing of Power-Gating Transistors in Full Adders for Reduced Leakage and High Performance., , and . J. Low Power Electron., 8 (4): 464-471 (2012)