Author of the publication

Noise-constrained interconnect optimization for nanometer technologies.

, , and . ISCAS (5), page 481-484. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Gaussian pulse approximation using standard CMOS and its application for sub-GHz UWB impulse radio., , and . I. J. Circuit Theory and Applications, 38 (4): 383-407 (2010)Noise tolerant low voltage XOR-XNOR for fast arithmetic., , and . ACM Great Lakes Symposium on VLSI, page 285-288. ACM, (2003)Design methodologies for high-performance noise-tolerant XOR-XNOR circuits., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (4): 867-878 (2006)Efficient shield insertion for inductive noise reduction in nanometer technologies., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (3): 401-405 (2005)Noise Tolerant Low Power Dynamic TSPCL D Flip-Flops., , and . ISVLSI, page 89-94. IEEE Computer Society, (2002)TALS: Trigonometry-based Ad-hoc Localization System for wireless sensor networks., , , and . IWCMC, page 59-64. IEEE, (2011)An efficient minimum area spacing algorithm for noise reduction., and . ICECS, page 862-865. IEEE, (2003)A methodology for low power scheduling with resources operating at multiple voltages., , and . Integr., 37 (1): 29-62 (2004)Noise-constrained interconnect optimization for nanometer technologies., , and . ISCAS (5), page 481-484. IEEE, (2003)Hybrid Mesh-Based/Block-Based Motion Compensation Architecture., , and . Workshop on Digital and Computational Video, page 194-201. IEEE Computer Society, (2001)