( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Performance analysis of 3-D monolithic integrated circuits.

, , , , , и . 3DIC, стр. 1-4. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ashutosh Banerjee

Ashutosh Trivedi

Ashutosh Malaviya

Ashutosh Modi

Sourav Chakraborty

 

Другие публикации лиц с тем же именем

An integrated nonlinear placement framework with congestion and porosity aware buffer planning., , и . DAC, стр. 702-707. ACM, (2008)Controlling NBTI degradation during static burn-in testing., и . ASP-DAC, стр. 597-602. IEEE, (2011)Thermal-Aware Clock Tree Design to Increase Timing Reliability of Embedded SoCs., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (10): 2741-2752 (2010)Skew Management of NBTI Impacted Gated Clock Trees., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (6): 918-927 (2013)Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers., , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 16 (6): 639-649 (2008)On stress aware active area sizing, gate sizing, and repeater insertion., и . ISPD, стр. 35-42. ACM, (2009)PASAP: power aware structured ASIC placement., и . ISLPED, стр. 395-400. ACM, (2010)Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction., , , и . ICCAD, стр. 137-143. ACM, (2012)Stress-driven 3D-IC placement with TSV keep-out zone and regularity study., , , , и . ICCAD, стр. 669-674. IEEE, (2010)Dynamic thermal clock skew compensation using tunable delay buffers., , , , , , , и . ISLPED, стр. 162-167. ACM, (2006)