( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
1.2-V, 10-bit, 60-360 MS/s time-interleaved pipelined analog-to-digital converter in 0.18 μm CMOS with minimised supply headroom.

, , и . IET Circuits Devices Syst., 4 (1): 1-13 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Paulo Martins Engel

Paulo Ney Aguiar Martins

Milan Paulovic

Manuel António Paulo

Hartwig Paulo

 

Другие публикации лиц с тем же именем

A 1.7mW 0.22mm2 2.4GHz ZigBee RX exploiting a current-reuse blixer + hybrid filter topology in 65nm CMOS., , и . ISSCC, стр. 448-449. IEEE, (2013)2.4 A 0.028mm2 11mW single-mixing blocker-tolerant receiver with double-RF N-path filtering, S11 centering, +13dBm OB-IIP3 and 1.5-to-2.9dB NF., , и . ISSCC, стр. 1-3. IEEE, (2015)A 0.011mm2 60dB SNDR 100MS/s reference error calibrated SAR ADC with 3pF decoupling capacitance for reference voltages., , , , , , и . A-SSCC, стр. 145-148. IEEE, (2016)A 104μW EMI-resisting bandgap voltage reference achieving -20dB PSRR, and 5% DC shift under a 4dBm EMI level., , и . APCCAS, стр. 57-60. IEEE, (2014)Design considerations of a low-noise receiver front-end and its spiral coil for portable NMR screening., , , , и . APCCAS, стр. 403-406. IEEE, (2014)A 0.4V 4.8μW 16MHz CMOS crystal oscillator achieving 74-fold startup-time reduction using momentary detuning., , и . ISCAS, стр. 1-4. IEEE, (2017)A highly-linear ultra-wideband balun-LNA for cognitive radios., , , и . EUROCON, стр. 1-4. IEEE, (2011)Analysis and Design of Open-Loop Multiphase Local-Oscillator Generator for Wireless Applications., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (5): 970-981 (2010)Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor Bandpass Filter., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (9): 2560-2568 (2014)A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC With PVT Tracking and Speed-Enhanced Techniques., , , и . IEEE J. Solid State Circuits, 54 (12): 3396-3409 (2019)