From post

8.6 A 6.5-to-23.3fJ/b/mm balanced charge-recycling bus in 16nm FinFET CMOS at 1.7-to-2.6Gb/s/wire with clock forwarding and low-crosstalk contraflow wiring.

, , , , , , , и . ISSCC, стр. 156-157. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Simplified delay design guidelines for on-chip global interconnects., , , , и . ACM Great Lakes Symposium on VLSI, стр. 29-32. ACM, (2004)A Hybrid Genetic / Branch and Bound Algorithm for Integer Programming., , и . ICANNGA, стр. 238-240. Springer, (1997)A 0.54 pJ/b 20 Gb/s Ground-Referenced Single-Ended Short-Reach Serial Link in 28 nm CMOS for Advanced Packaging Applications., , , , , , , и . IEEE J. Solid State Circuits, 48 (12): 3206-3218 (2013)Demystifying 3D ICs: The Pros and Cons of Going Vertical., , , , , , , , и . IEEE Des. Test Comput., 22 (6): 498-510 (2005)Thermal isolation in 3D chip stacks using vacuum gaps and capacitive or inductive communications., , и . 3DIC, стр. 1-4. IEEE, (2010)8.6 A 6.5-to-23.3fJ/b/mm balanced charge-recycling bus in 16nm FinFET CMOS at 1.7-to-2.6Gb/s/wire with clock forwarding and low-crosstalk contraflow wiring., , , , , , , и . ISSCC, стр. 156-157. IEEE, (2016)A simple dual algorithm for the generalised assignment problem.. J. Heuristics, 2 (4): 303-311 (1997)Experiences in using a contingency factor-based validation methodology for spreadsheet DSS., , и . J. Oper. Res. Soc., 59 (6): 756-761 (2008)Connections Between Integer Linear Programming and Constraint Logic Programming - An Overview and Introduction to the Cluster of Articles., и . INFORMS J. Comput., 10 (3): 261-264 (1998)6.6 Reference-Noise Compensation Scheme for Single-Ended Package-to-Package Links., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 126-128. IEEE, (2020)