Author of the publication

Low-Cost and Highly Robust Quadruple Node Upset Tolerant Latch Design.

, , , , , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (5): 883-896 (May 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 9T-SRAM in-memory computing macro for Boolean logic and multiply-and-accumulate operations., , , , , , , , and . Microelectron. J., (February 2024)Design of radiation-hardened memory cell by polar design for space applications., , , , , , , , , and 2 other author(s). Microelectron. J., (February 2023)An offset cancellation technique for SRAM sense amplifier based on relation of the delay and offset., , , , , , , and . Microelectron. J., (2022)Soft-Error-Immune Quadruple-Node-Upset Tolerant Latch Based on Polarity Design and Source-Isolation Technologies., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (4): 597-608 (April 2024)Offset-Compensation High-Performance Sense Amplifier for Low-Voltage DRAM Based on Current Mirror and Switching Point., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (4): 2011-2015 (2022)In-Memory Multibit Multiplication Based on Bitline Shifting., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (2): 354-358 (2022)A high performance radiation-hardened SRAM cell based on Quatro., , and . IEICE Electron. Express, 16 (16): 20190335 (2019)Erratum: A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier IEICE Electronics Express Vol 12 (2015) No 5 pp 20150102., , , , , , and . IEICE Electron. Express, 12 (7): 20158001 (2015)Radiation-hardened 14T SRAM cell by polar design for space applications., , , , , , , , , and . IEICE Electron. Express, 20 (13): 20230083 (2023)Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier., , , , , and . Frontiers Inf. Technol. Electron. Eng., 16 (8): 700-706 (2015)