Author of the publication

Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies.

, , , and . DSN, page 276-285. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Efficient Data Aggregation Method for Event-Driven WSNs: A Modeling and Evaluation Approach., , , and . Wireless Personal Communications, 84 (1): 745-764 (2015)Micro-architectural approach to the efficient employment of STTRAM cells in a microprocessor register file., , , and . IET Comput. Digit. Tech., 11 (1): 1-7 (2017)RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (7): 1601-1613 (2019)Coding Last Level STT-RAM Cache for High Endurance and Low Power., , , and . IEEE Comput. Archit. Lett., 13 (2): 73-76 (2014)An Efficient Programming Skeleton for Clusters of Multi-Core Processors., , and . Int. J. Parallel Program., 46 (6): 1094-1109 (2018)Vulnerability modelling of crypto-chips against scan-based attacks., , and . IET Inf. Secur., 12 (6): 543-550 (2018)WiSE: When Learning Assists Resolving STT-MRAM Efficiency Challenges., , , , , and . IEEE Trans. Emerg. Top. Comput., 11 (1): 43-55 (January 2023)NOSTalgy: Near-Optimum Run-Time STT-MRAM Quality-Energy Knob Management for Approximate Computing Applications., , , and . IEEE Trans. Computers, 70 (3): 414-427 (2021)Optimized reverse converters with multibit soft error correction support at 7nm technology., , , and . Comput. Electr. Eng., (April 2023)Design Space Exploration for Ultra-Low-Energy and Secure IoT MCUs., , , , , and . ACM Trans. Embed. Comput. Syst., 19 (3): 19:1-19:34 (2020)