( en | de | ru )

 

Disambiguation of "Costa, Eduardo"

Author of the publication

copydeleteadd this publication to your clipboard
Using adder and subtractor compressors to sum of absolute transformed differences architecture for low-power video encoding.

, , , , , , , and . ICECS, page 490-493. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paulo Eduardo Miranda Costa

Luís Eduardo Vergueiro Loures Costa

José Eduardo Ferreira Costa Gardolinski

Manuel Costa

Harald Costa

 

Other publications of authors with the same name

High-level algorithms for the optimization of gate-level area in digit-serial multiple constant multiplications., , , , and . Integr., 45 (3): 294-306 (2012)An Ultra Low-Energy VLSI Approximate Discrete Haar Wavelet Transform for ECG Data Compression., , , , and . ICECS, page 1-4. IEEE, (2023)A New Architecture for 2's Complement Gray Encoded Array Multiplier., , and . SBCCI, page 14-19. IEEE Computer Society, (2002)A power-efficient imprecise radix-4 multiplier applied to high resolution audio processing., , , , and . ICECS, page 261-264. IEEE, (2016)Using adder and subtractor compressors to sum of absolute transformed differences architecture for low-power video encoding., , , , , , , and . ICECS, page 490-493. IEEE, (2017)Approximate adder synthesis for area- and energy-efficient FIR filters in CMOS VLSI., , and . NEWCAS, page 1-4. IEEE, (2015)Reusing smaller optimized FFT blocks for the realization of larger power-efficient radix-2 FFTs., , and . PATMOS, page 169-176. IEEE, (2015)Optimization of Area and Delay at Gate-Level in Multiple Constant Multiplications., , , and . DSD, page 3-10. IEEE Computer Society, (2010)Power Efficient Arithmetic Operand Encoding., , and . SBCCI, page 201-206. IEEE Computer Society, (2001)Accuracy-, Delay- and Area-Driven Evaluation of Lower-Part Approximate Parallel Prefix Adder., , , and . ICECS, page 1-4. IEEE, (2023)