( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Implementing a family of high performance, micrograined architectures.

, , , , и . ASAP, стр. 191-205. IEEE, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Raminder Singh

Raminder Singh

Rahul Singh

Kamayani Singh

Madhurendra Singh

 

Другие публикации лиц с тем же именем

Architecture-level power estimation and design experiments., , и . ACM Trans. Design Autom. Electr. Syst., 6 (1): 50-66 (2001)A unified approach in the analysis of latches and flip-flops for low-power systems., , и . ISLPED, стр. 227-232. ACM, (1998)Comparative analysis of latches and flip-flops for high-performance systems., , и . ICCD, стр. 264-269. IEEE Computer Society, (1998)Area Time Trade-Offs in Micro-Grain VLSI Array Architectures., , и . IEEE Trans. Computers, 43 (10): 1121-1128 (1994)Rapid prototyping with programmable control paths., , , и . ASAP, стр. 69-74. IEEE, (1994)Simultaneous speech segmentation and phoneme recognition using dynamic programming., , и . ICASSP, стр. 3213-3216. IEEE Computer Society, (1996)The MGAP's programming environment and the *C++ language., , и . ASAP, стр. 121-124. IEEE Computer Society, (1995)Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer., , , , , , , и . ISLPED, стр. 353-358. IEEE, (1996)The design and implementation of the Arithmetic Cube II, a VLSI signal processing system., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 1 (4): 491-502 (1993)Instruction buffering to reduce power in processors for signal processing., , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 5 (4): 417-424 (1997)