( en | de | ru )

 

Disambiguation of "Barzilai, Zeev"

Author of the publication

copydeleteadd this publication to your clipboard
Using a Hardware Simulation Engine for Custom MOS Structured Designs.

, , , and . IBM J. Res. Dev., 28 (5): 564-571 (1984)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zeev Raz

Ludger Zeevaert

Zeev Rudberg

Zeev Israeli

Zeev Atar

 

Other publications of authors with the same name

Design methodology for distributed systems.. Technion - Israel Institute of Technology, Israel, (1978)Efficient Fault Simulation of CMOS Circuits with Accurate Models., , , , , , and . ITC, page 520-529. IEEE Computer Society, (1986)The Weighted Syndrome Sums Approach to VLSI Testing., , , and . IEEE Trans. Computers, 30 (12): 996-1000 (1981)SLS - a fast switch level simulator for verification and fault coverage analysis., , , , and . DAC, page 164-170. IEEE Computer Society Press, (1986)Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing., , and . IEEE Trans. Computers, 32 (2): 190-194 (1983)VLSI Self-Testing Based on Syndrome Techniques., , , and . ITC, page 102-109. IEEE Computer Society, (1981)Comparison of AC Self-Testing Procedures., and . ITC, page 89-94. IEEE Computer Society, (1983)Using a Hardware Simulation Engine for Custom MOS Structured Designs., , , and . IBM J. Res. Dev., 28 (5): 564-571 (1984)Simulating pass transistor circuits using logic simulation machines., , , , and . DAC, page 157-163. ACM/IEEE, (1983)SLS-a fast switch-level simulator for MOS., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (8): 838-849 (1988)