( en | de | ru )

 

Disambiguation of "Danckaert, Koen"

Author of the publication

copydeleteadd this publication to your clipboard
A Systematic Approach for System Bus Load Reduction Applied to Medical Imaging.

, , , , and . VLSI Design, page 48-. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Danckaert

Koen Vanhaegendoren

Koen Stein

Koen Langendoen

Koen Yskout

 

Other publications of authors with the same name

A methodology for power efficient partitioning of data-dominated algorithm specifications within performance constraints., , , , and . ISLPED, page 270-272. ACM, (1999)Code Transformations for Data Transfer and Storage Exploration Preprocessing in Multimedia Processors., , , and . IEEE Des. Test Comput., 18 (3): 70-82 (2001)Platform Independent Data Transfer and Storage Exploration Illustrated on Parallel Cavity Detection Algorithm., , and . PDPTA, page 1669-1675. CSREA Press, (1999)Strategy for power efficient combined task and data parallelism exploration illustrated on a QSDPCM video codec., , , and . J. Syst. Archit., 45 (10): 791-808 (1999)System-Level Memory Management for Weakly Parallel Image Processing., , and . Euro-Par, Vol. II, volume 1124 of Lecture Notes in Computer Science, page 217-225. Springer, (1996)Data Access and Storage Management for Embedded Programmable Processors., , , , , , and . Kluwer, (2002)A Systematic Approach for System Bus Load Reduction Applied to Medical Imaging., , , , and . VLSI Design, page 48-. IEEE Computer Society, (2001)Strategy for power-efficient design of parallel systems., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 7 (2): 258-265 (1999)A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints., , , , , and . VLSI Signal Processing, 26 (3): 291-317 (2000)System level memory optimization for hardware-software co-design., , and . CODES, page 55-59. IEEE Computer Society, (1997)