Author of the publication

High-Level Approaches to Hardware Security: A Tutorial.

, , and . ACM Trans. Embed. Comput. Syst., 22 (3): 45:1-45:40 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ASSURE: RTL Locking Against an Untrusted Foundry., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (7): 1306-1318 (2021)Additive Manufacturing Cyber-Physical System: Supply Chain Cybersecurity and Risks., , , and . IEEE Access, (2020)Hack3D: Crowdsourcing the Assessment of Cybersecurity in Digital Manufacturing., , , , , , and . Computer, 54 (11): 58-67 (2021)Cybersecurity Road Map for Digital Manufacturing., , and . Computer, 53 (9): 80-84 (2020)Fault Analysis-Based Logic Encryption., , , , , , and . IEEE Trans. Computers, 64 (2): 410-424 (2015)Security Vulnerabilities of Emerging Nonvolatile Main Memories and Countermeasures., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (1): 2-15 (2015)Novel Test-Mode-Only Scan Attack and Countermeasure for Compression-Based Scan Architectures., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (5): 808-821 (2015)Fuzzing+Hardware Performance Counters-Based Detection of Algorithm Subversion Attacks on Postquantum Signature Schemes., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (2): 384-396 (February 2023)Golden-Free Robust Age Estimation to Triage Recycled ICs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 2839-2851 (September 2023)Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (1): 171-184 (2020)