( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Theoretical and practical limits of dynamic voltage scaling.

, , , и . DAC, стр. 868-873. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Konrad Blaauw

Gilles Jan Blaauw

Ruth Meier-Blaauw

T Peters

T Frieberg

 

Другие публикации лиц с тем же именем

Design and Evaluation of Confidence-Driven Error-Resilient Systems., , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (8): 1727-1737 (2014)Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (3): 907-918 (2017)Gate oxide leakage current analysis and reduction for VLSI circuits., , и . IEEE Trans. Very Large Scale Integr. Syst., 12 (2): 155-166 (2004)A 1.5-μW Fully-Integrated Keyword Spotting SoC in 28-nm CMOS With Skip-RNN and Fast-Settling Analog Frontend for Adaptive Frame Skipping., , , , , , , и . IEEE J. Solid State Circuits, 59 (1): 29-39 (января 2024)A High-Voltage Generator and Multiplexer for Electrostatic Actuation in Programmable Matter., , , , , , , , и . IEEE J. Solid State Circuits, 58 (4): 915-928 (2023)A Modular 1 mm3 Die-Stacked Sensing Platform With Low Power I2C Inter-Die Communication and Multi-Modal Energy Harvesting., , , , , , , , , и . IEEE J. Solid State Circuits, 48 (1): 229-243 (2013)An Acoustic Signal Processing Chip With 142-nW Voice Activity Detection Using Mixer-Based Sequential Frequency Scanning and Neural Network Classification., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 54 (11): 3005-3016 (2019)A 510-pW 32-kHz Crystal Oscillator With High Energy-to-Noise-Ratio Pulse Injection., , , , , и . IEEE J. Solid State Circuits, 57 (2): 434-451 (2022)A 1-Mb 28-nm 1T1MTJ STT-MRAM With Single-Cap Offset-Cancelled Sense Amplifier and In Situ Self-Write-Termination., , , , , , , , , и . IEEE J. Solid State Circuits, 54 (1): 231-239 (2019)A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator., , , , , , , , , и 8 other автор(ы). IEEE J. Solid State Circuits, 55 (4): 933-944 (2020)