( en | de | ru )

 

Disambiguation of "Benes, Tomás"

Author of the publication

copydeleteadd this publication to your clipboard
Ultra High Resolution Jitter Measurement Method for Ethernet Based Networks.

, , , and . CCWC, page 847-851. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tomás Núñez

Tomás Vinar

Ana Teresa Monteiro Tomás

Tomás Barros

Tomás Mácha

 

Other publications of authors with the same name

High Throughput and Low Latency LZ4 Compressor on FPGA., , and . ReConFig, page 1-5. IEEE, (2019)An In-Sight Into How Compression Dictionary Architecture Can Affect the Overall Performance in FPGAs., , and . IEEE Access, (2020)High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories., and . DDECS, page 151-156. IEEE, (2021)Design of a High-Throughput Match Search Unit for Lossless Compression Algorithms., , and . CCWC, page 732-738. IEEE, (2019)Refined Detection of SSH Brute-Force Attackers Using Machine Learning., , , and . SEC, volume 580 of IFIP Advances in Information and Communication Technology, page 49-63. Springer, (2020)Performance Comparison of Multiple Approaches of Status Register for Medium Density Memory Suitable for Implementation of a Lossless Compression Dictionary: (Abstract Only)., , , and . FPGA, page 290. ACM, (2018)Look at my Network: An Insight into the ISP Backbone Traffic., , and . CNSM, page 1-7. IEEE, (2023)Ultra High Resolution Jitter Measurement Method for Ethernet Based Networks., , , and . CCWC, page 847-851. IEEE, (2019)Packet Reordering Correction for Low-Latency Network Applications., , and . MECO, page 1-5. IEEE, (2022)Pipelined ALU for effective external memory access in FPGA., , , and . DSD, page 97-100. IEEE, (2020)