( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Power minimization for dynamically reconfigurable FPGA partitioning.

, и . ACM Trans. Embed. Comput. Syst., 12 (1s): 52:1-52:22 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yen-Tai Wan

Yen Yen Kwan

Tina Yener

Nazlı Yener Aǧabeyoǧlu

Yeni

 

Другие публикации лиц с тем же именем

Hierarchical interconnection structures for field programmable gate arrays., и . IEEE Trans. Very Large Scale Integr. Syst., 5 (2): 186-196 (1997)Algorithms for floorplan design via rectangular dualization., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (12): 1278-1289 (1988)Low power readout control circuit for high resolution CMOS image sensor., и . ISCAS, IEEE, (2006)Placement for the reconfigurable datapath architecture., , и . ISCAS (2), стр. 1875-1878. IEEE, (2005)A Novel Digital Pixel Sensor System., , и . ISCAS, стр. 2297-2300. IEEE, (2009)A novel flash analog-to-digital converter., и . ISCAS, стр. 2250-2253. IEEE, (2008)Design of a 1-GSample/s 9-b double sampling track-and-hold amplifier in BiCMOS technology., и . I. J. Circuit Theory and Applications, 42 (5): 511-528 (2014)An efficient reflection invariance region-based image retrieval framework., , и . Int. J. Imaging Systems and Technology, 20 (2): 155-161 (2010)An efficient algorithm for finding the minimal-area FPGA technology mapping., и . ACM Trans. Design Autom. Electr. Syst., 10 (1): 168-186 (2005)Performance-directed compaction for VLSI symbolic layouts., , , и . Comput. Aided Des., 27 (1): 65-74 (1995)