Author of the publication

Optimized Built-In Self-Repair for Multiple Memories.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2174-2183 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low power scan bypass technique with test data reduction., , , , and . ISQED, page 173-176. IEEE, (2015)Neural Network Reliability Enhancement Approach Using Dropout Underutilization in GPU., , , and . TENCON, page 2281-2286. IEEE, (2018)Thermal-aware dynamic voltage frequency scaling for many-core processors under process variations., , , and . IEICE Electron. Express, 10 (14): 20130463 (2013)LARECD: Low area overhead and reliable error correction DMR architecture., , , and . ISOCC, page 27-28. IEEE, (2017)Dynamic thermal management for 3D multicore processors under process variations., , , and . IEICE Electron. Express, 10 (23): 20130800 (2013)3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (9): 1455-1466 (2015)A New 3-D Fuse Architecture to Improve Yield of 3-D Memories., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (10): 1763-1767 (2016)FRESH: A New Test Result Extraction Scheme for Fast TSV Tests., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (2): 336-345 (2017)Lifetime Reliability Enhancement of Microprocessors: Mitigating the Impact of Negative Bias Temperature Instability., , , and . ACM Comput. Surv., 48 (1): 9:1-9:25 (2015)Optimized Built-In Self-Repair for Multiple Memories., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2174-2183 (2016)