Author of the publication

HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors.

, , , and . DAC, page 173:1-173:7. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient Power/Performance Analysis of Embedded and General Purpose Software Applications., and . Embedded Software for SoC, Kluwer / Springer, (2003)Sunflower : Full-System, Embedded Microarchitecture Evaluation., and . HiPEAC, volume 4367 of Lecture Notes in Computer Science, page 168-182. Springer, (2007)Variation-aware dynamic voltage/frequency scaling., and . HPCA, page 301-312. IEEE Computer Society, (2009)Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors., , , and . DATE, page 39-44. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Clock skew scheduling for soft-error-tolerant sequential circuits., and . DATE, page 717-722. IEEE Computer Society, (2010)A learning-based autoregressive model for fast transient thermal analysis of chip-multiprocessors., , , and . ASP-DAC, page 597-602. IEEE, (2012)A comprehensive and accurate latency model for Network-on-Chip performance analysis., , , , , and . ASP-DAC, page 323-328. IEEE, (2014)Hardware-efficient stereo estimation using a residual-based approach., , , and . ICASSP, page 2693-2696. IEEE, (2013)Machine Learning and Manycore Systems Design: A Serendipitous Symbiosis., , , , and . CoRR, (2017)Tractable Learning and Inference for Large-Scale Probabilistic Boolean Networks., and . CoRR, (2018)