( en | de | ru )

 

Disambiguation of "Marr, Debbie"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware accelerator for analytics of sparse data.

, , , , and . DATE, page 1616-1621. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Debbie Beaudry

Diethard Marr

Ludwig Marr

Jürgen Marr

Annabell Marr

 

Other publications of authors with the same name

Low Precision RNNs: Quantizing RNNs Without Losing Accuracy., , and . CoRR, (2017)Apprentice: Using Knowledge Distillation Techniques To Improve Low-Precision Network Accuracy., and . ICLR (Poster), OpenReview.net, (2018)WRPN: Wide Reduced-Precision Networks., , , and . CoRR, (2017)In-Package Domain-Specific ASICs for Intel® Stratix® 10 FPGAs: A Case Study of Accelerating Deep Learning Using TensorTile ASIC., , , , , , , , , and 1 other author(s). FPL, page 106-110. IEEE Computer Society, (2018)High performance binary neural networks on the Xeon+FPGA™ platform., , , , , , and . FPL, page 1-4. IEEE, (2017)Customizable FPGA OpenCL matrix multiply design template for deep neural networks., , , , , , , and . FPT, page 259-262. IEEE, (2017)Guest Editors' Introduction: Hardware Accelerators for Data Centers., , and . IEEE Des. Test, 35 (1): 5-6 (2018)Apprentice: Using Knowledge Distillation Techniques To Improve Low-Precision Network Accuracy., and . CoRR, (2017)Evaluating and Enhancing Intel® Stratix® 10 FPGAs for Persistent Real-Time AI., , , , , , , , , and 6 other author(s). FPGA, page 119. ACM, (2019)Efficient Execution of Bursty Applications., , , and . IEEE Comput. Archit. Lett., 15 (2): 85-88 (2016)