( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Statistically Aware SRAM Memory Array Design.

, , , и . ISQED, стр. 25-30. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wim Wätjen

Wim Lutzke

Wim Broekaert

Wim Beyers

Wim Damen

 

Другие публикации лиц с тем же именем

A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh., , и . ESSCIRC, стр. 523-526. IEEE, (2011)Variation-resilient sub-threshold circuit solutions for ultra-low-power Digital Signal Processors with 10MHz clock frequency., и . ESSCIRC, стр. 474-477. IEEE, (2012)Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning., , , и . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 117-127 (2009)Fully Integrated CMOS EME-Suppressing Current Regulator for Automotive Electronics., и . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (2): 266-275 (2012)A Differential Transmission Gate Design Flow for Minimum Energy Sub-10-pJ/Cycle ARM Cortex-M0 MCUs., и . IEEE J. Solid State Circuits, 52 (7): 1904-1914 (2017)Development of an Ultralow-Power Injection-Locked PSK Receiver Architecture., , и . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (1): 31-35 (2015)Transient Behavior and Phase Noise Performance of Pulsed-Harmonic Oscillators., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (7): 2119-2128 (2014)Ultra Low-Energy SRAM Design for Smart Ubiquitous Sensors., , , , , и . IEEE Micro, 32 (5): 10-24 (2012)Design Margin Reduction Through Completion Detection in a 28-nm Near-Threshold DSP Processor., и . IEEE J. Solid State Circuits, 57 (2): 651-660 (2022)A Thin-Film, a-IGZO, 128b SRAM and LPROM Matrix With Integrated Periphery on Flexible Foil., , , , , , , и . IEEE J. Solid State Circuits, 52 (11): 3095-3103 (2017)