Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hybrid CMOS/Memristor Circuit Design Methodology., , , , , , , , and . CoRR, (2020)An Energy-efficient Capacitive-Memristive Content Addressable Memory., , , , , and . CoRR, (2024)2nd Place Solution to ECCV 2020 VIPriors Object Detection Challenge., , and . CoRR, (2020)A RRAM-Based Associative Memory Cell., , , and . ISCAS, page 1-5. IEEE, (2021)Design Flow for Hybrid CMOS/Memristor Systems - Part I: Modeling and Verification Steps., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 4862-4875 (2021)Multi-State Memristors and Their Applications: An Overview., , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (4): 723-734 (2022)High-Density Digital RRAM-based Memory with Bit-line Compute Capability., , , , and . ISCAS, page 1199-1200. IEEE, (2022)A CMOS-based Characterisation Platform for Emerging RRAM Technologies., , , , , , , , , and 4 other author(s). ISCAS, page 75-79. IEEE, (2022)A High-Fidelity, Machine-Learning Enhanced Queueing Network Simulation Model For Hospital Ultrasound Operations., , , , , , , , , and 3 other author(s). WSC, page 1-12. IEEE, (2021)Design Flow for Hybrid CMOS/Memristor Systems - Part II: Circuit Schematics and Layout., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 4876-4888 (2021)