( en | de | ru )

 

Disambiguation of "Gordon-Ross, Ann"

Author of the publication

copydeleteadd this publication to your clipboard
SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems.

, , and . VLSI Design, page 547-552. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gordon Charles Ross

Katharina Ross

The mitochondrial protein import machinery: role in infection, apoptosis, and organelle integrity. HU Berlin, (2009)

Artur Gordon

Gordon Krenz

Gordon Weinberg

 

Other publications of authors with the same name

TaPT: Temperature-Aware Dynamic Cache Optimization for Embedded Systems., and . Computers, 7 (1): 3 (2018)Low-Energy Instruction Cache Optimization Techniques for Embedded Systems., and . Handbook of Energy-Aware and Green Computing, Chapman and Hall/CRC, (2012)A Cache Tuning Heuristic for Multicore Architectures., and . IEEE Trans. Computers, 62 (8): 1570-1583 (2013)A table-based method for single-pass cache optimization., , , and . ACM Great Lakes Symposium on VLSI, page 71-76. ACM, (2008)Formulation-level design space exploration for partially reconfigurable FPGAs., and . FPT, page 1-6. IEEE, (2011)A lightweight dynamic optimization methodology and application metrics estimation model for wireless sensor networks., , , and . Sustain. Comput. Informatics Syst., 3 (2): 94-108 (2013)A Framework for Evaluating and Optimizing FPGA-Based SoCs for Aerospace Computing., , and . ACM Trans. Reconfigurable Technol. Syst., 10 (1): 1:1-1:29 (2016)An MDP-based application oriented optimal policy for wireless sensor networks., and . CODES+ISSS, page 183-192. ACM, (2009)Microprocessor Optimizations for the Internet of Things: A Survey., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (1): 7-20 (2018)Design Framework for Partial Run-Time FPGA Reconfiguration., , and . ERSA, page 122-128. CSREA Press, (2008)