( en | de | ru )

 

Disambiguation of "Vrudhula, Sarma B. K."

Author of the publication

copydeleteadd this publication to your clipboard
Neurophysics-inspired parallel architecture with resistive crosspoint array for dictionary learning.

, , , , , , , , , and . BioCAS, page 536-539. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sarma Siahaan

Hassan Rahim B K

Gerhard K B Alberti

Nima Sarmadi

Srikrishna Sarma

 

Other publications of authors with the same name

A fast, energy efficient, field programmable threshold-logic array., , and . FPT, page 300-305. IEEE, (2014)Formal Verification Using Edge-Valued Binary Decision Diagrams., , and . IEEE Trans. Computers, 45 (2): 247-255 (1996)Fast and robust differential flipflops and their extension to multi-input threshold gates., , , and . ISCAS, page 822-825. IEEE, (2015)Adaptive Multiuser Online Reconfigurable Engine., , , and . IEEE Des. Test Comput., 17 (1): 53-67 (2000)A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (10): 1812-1825 (2008)Efficient Symbolic Algorithms for Computing the Minimum and Bounded Leakage States., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2820-2832 (2006)Identification of Threshold Functions and Synthesis of Threshold Networks., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (5): 665-677 (2011)The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 173-183 (2010)ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler., , , , and . Integr., (2018)Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (2): 424-437 (2020)