( en | de | ru )

 

Disambiguation of "Riesgo, Teresa"

Author of the publication

copydeleteadd this publication to your clipboard
Automatic generation of identical routing pairs for FPGA implemented DPL logic.

, , , and . ReConFig, page 1-6. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Teresa Edenfeld

Charakterisierung der Funktion der Proteinkinase D2 als Regulator der Chromogranin-A-Sekretion in humanen BON neuroendokrinen Tumorzellen. Uni Ulm, (2010)

Teresa Schaumann

Teresa Carlomagno

Teresa Halsband

Teresa Huber

 

Other publications of authors with the same name

High-Level Power Analysis for Intellectual Property-Based Digital Systems., and . CSSP, 33 (4): 1035-1051 (2014)Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems., , , and . EURASIP J. Adv. Signal Process., (2011)Customized and automated routing repair toolset towards side-channel analysis resistant dual rail logic., , , and . Microprocess. Microsystems, 38 (8): 899-910 (2014)FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework., , , , , and . Sensors, 18 (6): 1877 (2018)A scalable evolvable hardware processing array., , , , and . ReConFig, page 1-7. IEEE, (2013)Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC-SVC Video Codecs., , , , , , and . FPL, page 369-375. IEEE Computer Society, (2011)A fault model for VHDL descriptions at the register transfer level., and . EURO-DAC, page 462-467. IEEE Computer Society Press, (1996)High Level Validation of an Optimization Algorithm for the Implementation of Adaptive Wavelet Transforms in FPGAs., , , and . DSD, page 96-103. IEEE Computer Society, (2010)A Novel FPGA-based Evolvable Hardware System Based on Multiple Processing Arrays., , , , , and . IPDPS Workshops, page 182-191. IEEE, (2013)Disjoint Region Partitioning for Probabilistic Switching Activity Estimation at Register Transfer Level., , and . PATMOS, volume 5349 of Lecture Notes in Computer Science, page 399-408. Springer, (2008)