( en | de | ru )

 

Disambiguation of "Saint-Laurent, Martin"

Author of the publication

copydeleteadd this publication to your clipboard
Optimal Sequencing Energy Allocation for CMOS Integrated Systems.

, , , and . ISQED, page 194-199. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Laurent Martin

Curt Saint-George

Tony Saint-Lôt

Ulrich Saint-Paul

Amélie Saint André- Arnim

 

Other publications of authors with the same name

Power-aware multi-voltage custom memory models for enhancing RTL and low power verification., , and . ICCD, page 24-31. IEEE Computer Society, (2015)Cache Design for Low Power and High Yield., , , and . ISQED, page 103-107. IEEE Computer Society, (2008)Energy efficient design techniques for a digital signal processor., and . ICICDT, page 1-4. IEEE, (2012)A low-power clock gating cell optimized for low-voltage operation in a 45-nm technology., and . ISLPED, page 159-164. ACM, (2010)On The Micro-architectural Impact of Clock Distribution Using Multiple PLLs., , and . ICCD, page 214-220. IEEE Computer Society, (2001)Transistor-interconnect mobile system-on-chip co-design method for holistic battery energy minimization., , , , , , , , , and 1 other author(s). VLSIC, page 84-. IEEE, (2015)A 65-nm pulsed latch with a single clocked transistor., , and . ISLPED, page 347-350. ACM, (2007)10.1 A 28nm DSP powered by an on-chip LDO for high-performance and energy-efficient mobile applications., , , , , , , , , and 3 other author(s). ISSCC, page 176-177. IEEE, (2014)Optimal Sequencing Energy Allocation for CMOS Integrated Systems., , , and . ISQED, page 194-199. IEEE Computer Society, (2002)