( en | de | ru )

 

Disambiguation of "Ardakani, Arash"

Author of the publication

copydeleteadd this publication to your clipboard
A Convolutional Accelerator for Neural Networks With Binary Weights.

, , and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Laila Arash

Haris Arash-Asish

Arash Mehdiani

Arash Alavi

Arash Nickkholgh

 

Other publications of authors with the same name

VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing., , , , and . CoRR, (2015)An efficient VLSI architecture of QPP interleaver/deinterleaver for LTE turbo coding., , and . ISCAS, page 797-800. IEEE, (2013)Learning Recurrent Binary/Ternary Weights., , , , and . ICLR (Poster), OpenReview.net, (2019)Fast and Efficient Convolutional Accelerator for Edge Computing., , and . IEEE Trans. Computers, 69 (1): 138-152 (2020)Stochastic Computing Can Improve Upon Digital Spiking Neural Networks., , , , and . SiPS, page 309-314. IEEE, (2016)Standard Deviation-Based Quantization for Deep Neural Networks., , , , and . CoRR, (2022)Hardware implementation of FIR/IIR digital filters using integral stochastic computation., , and . ICASSP, page 6540-6544. IEEE, (2016)Design and Implementation of a Polar Codes Blind Detection Scheme., , , , and . CoRR, (2018)VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (10): 2688-2699 (2017)An efficient max-log MAP algorithm for VLSI implementation of turbo decoders., and . ISCAS, page 1794-1797. IEEE, (2015)