( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hardware implementation of FIR/IIR digital filters using integral stochastic computation.

, , и . ICASSP, стр. 6540-6544. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Daniel Warren

Warren Chan

Maria Warren

Hans Warren

Warren Lewis

 

Другие публикации лиц с тем же именем

Ultra-small MOSFETs: The Importance of the Full Coulomb Interaction on Device Characteristics., , и . VLSI Design, 13 (1-4): 75-78 (2001)Design and FPGA implementation of iterative decoders for codes on graphs., , и . CCECE, стр. 1080-1084. IEEE, (2009)On the code tracking performance of GNSS modulation., , и . CISS, стр. 1-5. IEEE, (2010)Sparsely-Connected Neural Networks: Towards Efficient VLSI Implementation of Deep Neural Networks., , и . CoRR, (2016)A Convolutional Accelerator for Neural Networks With Binary Weights., , и . ISCAS, стр. 1-5. IEEE, (2018)Sparsely-Connected Neural Networks: Towards Efficient VLSI Implementation of Deep Neural Networks., , и . ICLR (Poster), OpenReview.net, (2017)Learning to Skip Ineffectual Recurrent Computations in LSTMs., , и . DATE, стр. 1427-1432. IEEE, (2019)Reduced-memory high-throughput fast-SSC polar code decoder architecture., , и . SiPS, стр. 1-6. IEEE, (2017)Sparse-Clustered Network with Selective Decoding for Internet Traffic Classification., , и . SiPS, стр. 177-182. IEEE, (2016)VLSI implementation of deep neural networks using integral stochastic computing., , , , и . ISTC, стр. 216-220. IEEE, (2016)