( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A constructive approach for threshold logic circuit synthesis.

, , , и . ISCAS, стр. 385-388. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

André Reis

André Reis

Andre Reis

Inácio Barros

Isabel Inácio

 

Другие публикации лиц с тем же именем

Binary adder circuit design using emerging MIGFET devices., , , , , и . ISQED, стр. 125-130. IEEE, (2017)CMOS inverter delay model based on DC transfer curve for slow input., , и . ISQED, стр. 651-657. IEEE, (2013)Constructive AIG optimization through functional composition., , и . ARCS Workshops, VDE-Verlag, (2011)Comparing Transistor-Level Implementations of 4-Input Logic Functions., , , и . IWLS, стр. 361-365. (2002)Optimization on cell-library design for digital Application Specific Printed Electronics Circuits., , , , и . PATMOS, стр. 1-6. IEEE, (2014)Synthesis of threshold logic gates to nanoelectronics., , , и . SBCCI, стр. 1-6. IEEE, (2013)Design-oriented delay model for CMOS inverter., , и . SBCCI, стр. 1-6. IEEE, (2012)Leakage Analysis Considering the Effect of Inter-Cell Wire Resistance for Nanoscaled CMOS Circuits., , , и . J. Low Power Electron., 6 (1): 192-200 (2010)CMOS logic gate performance variability related to transistor network arrangements., , и . Microelectron. Reliab., 49 (9-11): 977-981 (2009)Contributions to Modeling Patent Claims When Representing Patent Knowledge., , , и . AICOL, том 10791 из Lecture Notes in Computer Science, стр. 140-156. Springer, (2017)