( en | de | ru )

 

Disambiguation of "Goutis, Constantinos E."

Author of the publication

copydeleteadd this publication to your clipboard
Performance comparison of DWT scheduling alternatives on programmable platforms.

, , , , , and . ISCAS (2), page 761-764. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Constantinos Toulacis

Constantinos Neophytou

Constantinos Phanouriou

Constantinos Carathanassis

Constantinos Pavlou

 

Other publications of authors with the same name

A Fast DCT Processor, Based on Special Purpose CORDIC Rotators., , , and . ISCAS, page 271-274. IEEE, (1994)Trade-Off Analysis of a Low-Power Image Coding Algorithm., , , and . VLSI Signal Processing, 18 (1): 65-80 (1998)Performance comparison of DWT scheduling alternatives on programmable platforms., , , , , and . ISCAS (2), page 761-764. IEEE, (2001)The VLSI implementation of a baseband receiver for DECT-based portable applications., , , , , , , , , and . ISCAS (1), page 198-201. IEEE, (1999)Low power synthesis of sum-of-product computation in DSP algorithms., , , and . ISCAS (6), page 420-423. IEEE, (1999)Power exploration of multimedia applications realized on embedded cores., , , and . ISCAS (4), page 378-381. IEEE, (1999)An efficient probabilistic method for logic circuits using real delay gate model., , , , and . ISCAS (1), page 286-289. IEEE, (1999)Power, performance and area exploration of block matching algorithms mapped on programmable processors., , , , , , , and . ICIP (3), page 728-731. IEEE, (2001)A methodology for speeding up matrix vector multiplication for single/multi-core architectures., , , and . J. Supercomput., 71 (7): 2644-2667 (2015)Image reconstruction on a special purpose array processor., and . Image Vis. Comput., 10 (7): 479-484 (1992)