Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cost-effective design of scalable high-performance systems using active and passive interposers., , , and . ICCAD, page 728-735. IEEE, (2017)The impact of 3-dimensional integration on the design of arithmetic units., and . ISCAS, IEEE, (2006)A Simple Divide-and-Conquer Approach for Neural-Class Branch Prediction.. IEEE PACT, page 243-254. IEEE Computer Society, (2005)Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory., , , , , and . DAC, page 100. ACM, (2019)HpMC: An Energy-aware Management System of Multi-level Memory Architectures., , , , , , and . MEMSYS, page 167-178. ACM, (2015)Revisiting the performance impact of branch predictor latencies.. ISPASS, page 59-69. IEEE Computer Society, (2006)A register-file approach for row buffer caches in die-stacked DRAMs.. MICRO, page 351-361. ACM, (2011)Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors., and . SBAC-PAD, page 55-62. IEEE Computer Society, (2006)Understanding Chiplets Today to Anticipate Future Integration Opportunities and Limits., , and . DATE, page 142-145. IEEE, (2021)Increasing GPU Translation Reach by Leveraging Under-Utilized On-Chip Resources., , , and . MICRO, page 1169-1181. ACM, (2021)