( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hierarchical Topometric Representation of 3D Robotic Maps.

, , , , и . CoRR, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yajun Fang

Yajun Xiao

Yajun Cheng

Hoang Ha

Ngo Ha

 

Другие публикации лиц с тем же именем

A 0.4V 280-nW frequency reference-less nearly all-digital hybrid domain temperature sensor., , , и . A-SSCC, стр. 301-304. IEEE, (2014)Design of Seamless Protocol Switching Layer for Voice Over Internet Protocol (Voip) That Switches Between Bluetooth and Ieee 802.11., , , и . International Journal of Software Engineering and Knowledge Engineering, 15 (2): 271-278 (2005)Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA., , , и . FPT, стр. 365-368. IEEE, (2010)Parallel dataflow execution for sequential programs on reconfigurable hybrid MPSoCs., , , и . FPT, стр. 53-56. IEEE, (2012)An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects., , и . FPL, стр. 615-618. IEEE, (2008)Criticality-based routing for FPGAS with reverse body bias switch box architectures., , и . FPL, стр. 1-6. IEEE, (2013)Multi-processor System-level Synthesis for Multiple Applications on Platform FPGA., , , , и . FPL, стр. 92-97. IEEE, (2007)An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomials., , и . ASP-DAC, стр. 210-215. IEEE, (2009)Vt balancing and device sizing towards high yield of sub-threshold static logic gates., , , и . ISLPED, стр. 355-358. ACM, (2007)A Routing Architecture for FPGAs with Dual-VT Switch Box and Logic Clusters., и . ARC, том 7199 из Lecture Notes in Computer Science, стр. 174-186. Springer, (2012)