Author of the publication

Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design.

, , , , , , and . FPL, page 397-403. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Unified Testing and Security Framework for Wireless Network-on-Chip Enabled Multi-Core Chips., , , and . ACM Trans. Embed. Comput. Syst., 18 (5s): 75:1-75:20 (2019)Cyber-physical management for heterogeneously integrated 3D thousand-core on-chip microprocessor., and . ISCAS, page 533-536. IEEE, (2013)Deep Multi-attributed Graph Translation with Node-Edge Co-Evolution., , , , , and . ICDM, page 250-259. IEEE, (2019)POLAR: Performance-aware On-device Learning Capable Programmable Processing-in-Memory Architecture for Low-Power ML Applications., , , , and . DSD, page 889-898. IEEE, (2022)Defense Against on-Chip Trojans Enabling Traffic Analysis Attacks., , , , , , and . AsianHOST, page 1-6. IEEE, (2020)Session details: Session 7A: Special Session - 3: Machine Learning-Aided Computer-Aided Design.. ACM Great Lakes Symposium on VLSI, ACM, (2022)Evolution of Defenses against Transient-Execution Attacks., , , and . ACM Great Lakes Symposium on VLSI, page 169-174. ACM, (2020)Weighted Quantization-Regularization in DNNs for Weight Memory Minimization Toward HW Implementation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2929-2939 (2018)Q-Learning-Based Voltage-Swing Tuning and Compensation for 2.5-D Memory-Logic Integration., , , , and . IEEE Des. Test, 35 (2): 91-99 (2018)SAT to SAT-Hard Clause Translator., , , and . CASES (work in progress), page 1-2. IEEE, (2019)